

WHAT IS CLAIMED IS:

5

1. An ATM switch which includes at least one basic switch, said basic switch comprising means which refers to time information written in a header of an input cell and switches cells to an output port in an ascending order of said time information.

15

2. An ATM switch which includes a first stage, a second stage and a third stage each of which stages includes at least one basic switch, wherein said first stage, said second stage and said third stage are connected, said basic switch comprising means which refers to time information written in a header of an input cell and switches cells to an output port in an ascending order of said time information.

25

3. The ATM switch as claimed in claim 1, said means comprising:  
a cross-point at which an input line and an output line are crossed;  
a first buffer which stores a cell arriving from said input line;  
a second buffer which stores a cell arriving from a cross-point; and  
means which compares time information of a head cell in said first buffer with time information

Express Mail EL 0397 59477US

of a head cell in said second buffer and sends a head cell with earlier time information to a cross-point or said output port.

5

4. The ATM switch as claimed in claim 3,  
wherein said input lines are classified  
10 into a plurality of groups,  
said first buffer storing cells arriving  
from said input lines of one of said groups;  
time information of a cell with the  
earliest time information among cells in said first  
15 buffer being compared with time information of said  
head cell in said second buffer, and  
a cell with earlier time information being  
sent to a cross-point or said output port.

20

5. The ATM switch as claimed in claim 1,  
further comprising adding means which adds arriving  
25 time information to an arriving cell as said time  
information.

30

6. The ATM switch as claimed in claim 5,  
wherein said adding means generates a dummy cell and  
adds time information to said dummy cell if there is  
no input cell.

35

7. The ATM switch as claimed in claim 6,  
wherein said basic switch transfers said dummy cells  
or said arriving cells with said time information to  
5 output ports other than the destination of said  
arriving cell.

10

8. The ATM switch as claimed in claim 7,  
wherein said basic switch allows said dummy cell to  
be overwritten by an arriving cell.

15

9. The ATM switch as claimed in claim 5,  
wherein said time information is a value  
20 repeating periodically;  
said adding means adding a flag for  
identifying said period to said cell, and  
said basic switch identifying said period  
by referring to said flag.

25

10. The ATM switch as claimed in claim 1,  
30 wherein said basic switch includes a delay time  
counter, adds said delay time, and uses said added  
delay time as said time information.

35

11. A large-sized ATM switch which

includes interconnected ATM switches each of which  
ATM switches includes at least one basic switch,  
said basic switch comprising means which refers to  
time information written in a header of an input  
5 cell and switches cells to an output port in an  
ascending order of said time information.

10

12. An ATM switch which includes at least  
one basic switch, said basic switch comprising:  
input lines which are grouped into a  
plurality of groups;

15

means which compares time information  
added to cells within said group; and

selection means which selects a cell with  
the earliest time information according to the  
comparison,

20

wherein an input line of said selection  
means of an  $i$ th stage in said basic switch is an  
output line of said selection means of an  $(i-1)$ th  
stage where  $i$  is a natural number.

25

13. The ATM switch as claimed in claim 12,  
wherein a plurality of switches are provided in  
30 parallel, said switch including said basic switch.

35

14. The ATM switch as claimed in claim 13,  
further comprising:  
splitting means which splits a cell into a

plurality of short cells;

means which transfers said short cells to said switches;

assembling means which assembles said  
5 short cells into said cell;

means which adds first time information to an arriving cell;

means which adds second time information to short cells obtained by splitting said arriving  
10 cell;

means which ensures a sequence of said short cells in said switch according to said first time information; and

means which ensures a sequence of said  
15 short cells in said assembling means according to said second time information.

20

15. The ATM switch as claimed in claim 14, wherein said splitting means splits a payload of a cell into a plurality of payloads, and rewrites the overhead of each payload.

25

16. An ATM switch comprising:  
30 splitting means which splits a cell into a plurality of short cells;

a plurality of switches which transfer said short cells in parallel;

assembling means which assembles said  
35 short cells into said cell;

counting means which counts the number of output short cells being output from each of said

09376904 001339

switches; and

first comparing means which compares bit information of a plurality of said output short cells which have the same value counted by said counting means,

wherein said assembling means includes means which assembles said short cells with the same bit information according to the comparison of said first comparing means.

10

17. The ATM switch as claimed in claim 16, wherein said switch includes at least one basic switch, said basic switch comprising means which refers to time information written in a header of an input cell and switches cells to an output port in an ascending order of said time information.

20

18. The ATM switch as claimed in claim 16, comprising:

obtaining means which obtains an inferred delay time  $t$  instead of said counting means;

second comparing means which compares bit information of said short cells which are output from said switches, said short cells having delay time of  $t \pm \tau$ ,  $\tau$  being an acceptable fluctuation time.

35

19. The ATM switch as claimed in claim 18, wherein said obtaining means includes means which

03376504.081899

obtains said inferred delay time  $t$  by comparing an input time of a short cell which is input to said switch with an output time of said short cell which is output from said switch.

5

20. An ATM switch which includes at least one basic switch, said basic switch comprising output buffer parts for each output line,

wherein said output buffer part comprises output buffers for each input line and a time sorting part which is connected to said output buffers, and

wherein said time sorting part outputs a head cell with the earliest time information among head cells stored in said each output buffer.

20

21. The ATM switch as claimed in claim 20, wherein said basic switch comprises:

address filters in front of said each output buffer,

wherein said address filter stores a cell arriving from said input line as an actual cell if the destination of said cell is an output line corresponding to said address filter, and

wherein said address filter stores a cell as a dummy cell after extracting time information of said cell if the destination of said cell is not an output line corresponding to said address filter.

35

003,6904 081899  
66120 4063,660

22. The ATM switch as claimed in claim 20,  
wherein said basic switch, when a dummy cell arrives,  
stores said dummy cell in all output buffers.

5

23. The ATM switch as claimed in claim 20,  
10 further comprising adding means which adds time  
information to a cell, wherein said adding means  
generates a dummy cell if there is no arriving cell.

15

24. An ATM switch which includes a  
plurality of stages, wherein said stages are  
connected and each of said stages includes a  
20 plurality of basic switches, said ATM switch  
comprising:

a cell distribution part in said basic  
switch of a first stage,

wherein said cell distribution part  
25 determines a route of a cell to be transferred such  
that loads of routes within said ATM switch are  
equalized.

30

25. The ATM switch as claimed in claim 24,  
wherein said cell distribution part, when a cell  
arrives, determines a destination group of said cell,  
35 refers to a cell distribution history table, and  
determines a route which has transferred a minimum  
number of cells within a fixed time period among

0337E504.081899



routes corresponding to said destination group in  
said cell distribution history table.

5

26. An ATM switch which includes a  
plurality of stages, wherein said stages are  
connected and each of said stages includes a  
10 plurality of basic switches, said ATM switch  
comprising:

means which refers to time information  
written in a header of an input cell and switches  
cells to an output port in an ascending order of  
15 said time information; and

a cell distribution part in said basic  
switch of a first stage,

wherein said cell distribution part  
determines a route of a cell to be transferred such  
20 that loads of routes within said ATM switch are  
equalized.

25

27. A cell switch which includes at least  
one basic switch, said basic switch comprising means  
which refers to time information written in a header  
of an input cell and switches cells to an output  
30 port in an ascending order of said time information.

35

28. The cell switch as claimed in claim 27,  
said means comprising:

a cross-point at which an input line and

0537E904 081899

an output line are crossed;

    a first buffer which stores a cell  
arriving from said input line;

    a second buffer which stores a cell  
5 arriving from a cross-point; and

    means which compares time information of a  
head cell in said first buffer with time information  
of a head cell in said second buffer and sends a  
head cell with earlier time information to a cross-  
10 point or said output port.

15           29. A large-sized cell switch which  
includes interconnected cell switches each of which  
cell switches includes at least one basic switch,  
said basic switch comprising means which refers to  
time information written in a header of an input  
20 cell and switches cells to an output port in an  
ascending order of said time information.

25           30. A cell switch which includes at least  
one basic switch, said basic switch comprising:  
    input lines which are grouped into a  
plurality of groups;

30           means which compares time information  
added to cells within said group; and  
    selection means which selects a cell with  
the earliest time information according to the  
comparison,

35           wherein an input line of said selection  
means of an ith stage in said basic switch is an  
output line of said selection means of an (i-1)th

09376904 "081899

stage where  $i$  is a natural number.

5

31. A cell switch comprising:

splitting means which splits a cell into a plurality of short cells;

10 a plurality of switches which transfer said short cells in parallel;

assembling means which assembles said short cells into said cell;

15 counting means which counts the number of output short cells being output from each of said switches; and

comparing means which compares bit information of a plurality of said output short cells which have the same value counted by said counting means,

20 wherein said assembling means includes means which assembles said short cells with the same bit information according to the comparison of said comparing means.

25

32. A cell switch which includes at least one basic switch, said basic switch comprising  
30 output buffer parts for each output line,

wherein said output buffer part comprises output buffers for each input line and a time sorting part which is connected to said output buffers, and

35 wherein said time sorting part outputs a head cell with the earliest time information among head cells stored in said each output buffer.

037304-0349

5                   33. A cell switch which includes a plurality of stages, wherein said stages are connected and each of said stages includes a plurality of basic switches, said cell switch comprising:

10                   a cell distribution part in said basic switch of a first stage,

                  wherein said cell distribution part determines a route of a cell to be transferred such that loads of routes within said cell switch are

15                   equalized.

20                   34. A cell switch which includes a plurality of stages, wherein said stages are connected and each of said stages includes a plurality of basic switches, said cell switch comprising:

25                   means which refers to time information written in a header of an input cell and switches cells to an output port in an ascending order of said time information; and

                    a cell distribution part in said basic

30 switch of a first stage,

                    wherein said cell distribution part determines a route of a cell to be transferred such that loads of routes within said cell switch are equalized.

35

35. A basic switch which inputs a cell,  
and outputs said cell to an output port on the basis  
of header information of said cell, said basic  
5 switch comprising means which refers to time  
information written in a header of said cell and  
switches cells to said output ports in an ascending  
order of said time information.

10

36. The basic switch as claimed in claim  
35, said means comprising:  
15 a cross-point at which an input line and  
an output line are crossed;  
a first buffer which stores a cell  
arriving from said input line;  
a second buffer which stores a cell  
20 arriving from a cross-point; and  
means which compares time information of a  
head cell in said first buffer with time information  
of a head cell in said second buffer and sends a  
head cell with earlier time information to a cross-  
25 point or said output port.

30 37. A basic switch which inputs a cell,  
and outputs said cell to an output port on the basis  
of header information of said cell, said basic  
switch comprising:  
input lines which are grouped into a  
35 plurality of groups;  
means which compares time information  
added to cells within said group; and

wherein an input line of said selection  
5 means of an  $i$ th stage in said basic switch is an  
output line of said selection means of an  $(i-1)$ th  
stage where  $i$  is a natural number.

38. A basic switch which inputs a cell,  
and outputs said cell to an output port on the basis  
of header information of said cell, said basic  
15 switch comprising output buffer parts for each  
output line,

wherein said time sorting part outputs a head cell with the earliest time information among head cells stored in said each output buffer.

39. The basic switch as claimed in claim 38, wherein said basic switch comprises:

wherein said address filter stores a cell arriving from said input line as an actual cell if the destination of said cell is an output line  
35 corresponding to said address filter, and

wherein said address filter stores a cell as a dummy cell after extracting time information of

5  
10  
15  
20  
25  
30  
35

40. The basic switch as claimed in claim 38, wherein said basic switch, when a dummy cell arrives, stores said dummy cell in all output buffers.